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Agenda 
• Intel and AMD microprocessors 
• Out Of Order execution 
• Branch prediction 
• Platform, 32 or 64 bits 
• Choice of compiler and function libraries 
• Find the bottlenecks, profiling 
• Cache and memory allocation 
• Floating point, exceptions 
• Parallelization: threads, vector instructions 
• Discussion 
Intel Core2 
microarchitecture 
AMD microarchitecture 
Out-Of-Order Execution 
x = a / b; 
y = c * d; 
z = x + y; 
Register renaming 
R1 = mem1  (cached) 
R2 = mem2  (not cached) 
R3 = mem3  (cached) 
R2 = R2 + R1 
R1 = R1 + R3 
mem4 = R2  (= mem1 + mem2) 
mem5 = R1  (= mem1 + mem3) 
 
8 logical registers, 96 physical registers 
Branch prediction 
Loop
Branch
BA
Choice of platform 
• Windows 
• Linux 
• Mac 
• Which microprocessor? 
 
• 32 bit 
• 64 bit 
 
• Graphics coprocessor 
Pros and Cons of 64 bit 
Pros 
• Number of registers 
is doubled 
• Function parameters 
transferred in 
registers 
• More efficient 
memory allocation 
 
Cons 
• Pointers and stack 
take more space 
• Some instructions 
take a little more 
space 
 
Choice of programming 
language 
• Wizards, etc. 
• Java, C#, VB 
• C++ 
• C 
• C++ with low 
level language 
• Assembly 
developm
ent tim
e -  perform
ance 
 
Choice of compiler 
• Microsoft 
• Intel 
• Gnu 
• Borland 
CPU dispatching 
SSE
SSE2
SSE3
Generic 
x86
SSE code
SSE2 
code
SSE3 
code
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Typical bottlenecks 
• Start up 
• Databases 
• Network 
• File input / output 
• RAM access, cache utilization 
• Algorithm 
• Dependency chains 
• CPU pipeline 
• CPU execution units 
S
peed 
Finding the bottlenecks 
Profilers: 
 
• Microsoft 
• Intel VTune (CPU specific) 
• AMD CodeAnalyst (CPU specific) 
• Your own instrumentation: Insert time 
measurements in code (single thread) 
 
Test with a realistic data set 
File input / output 
• Limit use of network resources 
• Limit number of program files, DLLs, 
configuration files, resource files, etc. 
• Compress large data files. Binary vs. 
ASCII 
• Read and write sequentially 
• Large data blocks 
Static vs. dynamic linking 
Static linking (*.lib, *.a) 
• Necessary functions are copied into exe 
file 
 
Dynamic linking (*.dll, *.so) 
• The whole function library is loaded 
 
Lazy binding 
• The function address is inserted the first 
time the function is called 
Problems with dynamic linking 
• Functions distributed in separate file 
• The whole function library is loaded into 
RAM even when only a single function is 
needed 
• RAM gets fragmented by many DLLs 
• Round memory addresses compete for 
the same cache lines 
• Function calls go via pointers in import 
table 
Set-associative cache 
Core2:   64 sets * 8 ways * 64 bytes = 32 kb 
AMD:   512 sets * 2 ways * 64 bytes = 64 kb 
Level 2: 16 ways, 0.5 – 4 Mb 
Memory allocation 
• Rather one large block than many small 
 
• Avoid linked lists 
 
• STL vs. your own container classes 
 
• Large powers of 2 give cache contentions 
What is used together should be 
saved together 
+Method1()
+Method2()
-Attribute1
-Attribute2
Parent class
+Method3()
+Method4()
-Attribute3
-Attribute4
Child class
What is used together should 
be saved together (2) 
int a[1000], b[1000], c[1000], d[1000]; 
 
for (i = 0; i < 1000; i++)  
   a[i] = b[i] * c[i] + d[i]; 
struct abcd {int a; int b; int c; int d;}; 
abcd LL[1000]; 
 
for (i = 0; i < 1000; i++)  
   LL.a[i] = LL.b[i] * LL.c[i] + LL.d[i]; 
Dependency chains 
x = a + b + c + d; 
x = (a + b) + (c + d); 
Most important with floating point 
Loop-carried 
dependency chain 
for (i = 0;  i < n;  i++) { 
   sum += x[i]; } 
for (i = 0;  i < n;  i += 2) { 
   sum1 += x[i];  
   sum2 += x[i+1]; } 
sum = sum1 + sum2; 
What can the compiler do 
for you? 
Constant propagation: 
a = 1.; 
b += a + 2. / 3; 
 
Becomes: 
b += 1.66666666666667; 
What can the compiler do 
for you? (2) 
Induction variable: 
for (i=0; i<n; i++) 
   arr[i] = 10+3*i; 
 
Becomes: 
for (i=0, t=10; i<n; i++, t+=3) 
   arr[i] = t; 
What can the compiler do 
and what can it not do? (3) 
Common subexpression: 
x = a + b + 5 + c; 
y = (c + b + a) * (b + a + c); 
 
Help compiler by writing: 
x = (a + b + c) + 5; 
y = (a + b + c) * (a + b + c); 
 
What can the compiler do 
and what can it not do? (4) 
Loop-invariant expression: 
for (i=0; i<n; i++) 
   arr[i] /= a + b; 
 
Compiler will compute a+b outside 
loop, but not  1./(a+b) 
 
Floating point: 
Don’t mix single and double precision 
float a, b; 
... 
a = b + 0.1; f; 
Exceptions 
Exceptions are expensive, even 
when they don’t occur 
 
Overflow and NAN: 
• Prevent outside loop 
• Catch exception 
• Propagate to end result 
• Let program stop 
 
Underflow:  
• Flush to zero (SSE2) 
Virtual functions 
class C0 { 
   virtual void f(); 
}; 
class C1 : public C0 { 
   virtual void f(); 
}; 
C0 * p; 
p -> f(); 
 
Parallelization methods 
• Parallel threads on multiple cores 
 
• Microprocessor can execute up to 
four instructions simultaneously in 
each core 
 
• Vector instructions: 2 double or 4 
single precision floating point 
Parallel threads 
• Start threads explicitly 
• OpenMP instructions 
• Compiler-generated parallelization 
 
 
Coarse-grained vs. fine-grained 
Shared L2 or L3 cache 
Vector instructions 
Vector types 
128 bit register divided into: 
 
• 16 *  8 bit integer 
•  8 * 16 bit integer 
•  4 * 32 bit integer 
•  2 * 64 bit integer 
•  4 * 32 bit float 
•  2 * 64 bit double 
Mathematical functions 
exp, log, sin, cos, etc.: 
 
• Standard math libraries 
• SSE2 enabled libraries 
• SSE2 vector libraries 
Coding of vector instructions 
• Assembler 
• Inline assembly 
• Intrinsic functions 
• Vector classes 
• Automatic generation by 
compiler 
perform
ance        developm
ent tim
e 
Separate assembly 
Advantages: 
• Everything is possible 
 
Disadvantages: 
• Need to know all conventions 
• Bugs easy to make and difficult to find 
• Long and complicated 
• Platform dependent 
• 900 instructions 
Inline assembly 
Advantages: 
• The compiler takes care of all conventions 
• Easier cross-platform porting 
 
Disadvantages: 
• Limited possibilities 
• No error checking 
• 900 instructions 
Intrinsic functions 
Advantages: 
• Compiler takes care of conventions 
• Compiler takes care of register 
allocation 
• Compiler can optimize further 
• Easy porting to all x86 platforms 
 
Disadvantages: 
• Hundreds of functions with long names 
• Code becomes unreadable 
Vector classes 
Advantages: 
• Same advantages as intrinsic functions 
• Clear code with well-known operators 
• Use predefines classes or your own 
 
Disadvantages: 
• Data must be defined as 128-bit vectors 
• Need to develop class library 
• Limited number of operators 
Vector class example 
double a[2], b[2], c[2]; 
for (i=0; i<2; i++) 
   a[i] = b[i] + c[i] * 5.; 
F64vec2 a, b, c; 
a = b + c * F64vec2(5.); 
Automatic vectorization 
Advantages: 
• The compiler does all the work 
 
Disadvantages: 
• Can only optimize easily recognizable 
structures 
• Compiler doesn’t know if data size is 
divisible by vector size 
• Compiler doesn’t know which loops run 
many or few times 
• Programmer must insert #pragmas to 
tell which pointers are aligned, etc. 

The future 
• More processor cores 
 
• 64 bit 
 
• Application specific coprocessors 
 
• SSE4 instruction set 
 
• Programmable logic in CPU? 
Optimize only the 
narrowest bottleneck 
• Start up 
• Databases 
• Network 
• File input / output 
• RAM access, cache utilization 
• Algorithm 
• Dependency chains 
• CPU pipeline 
• CPU execution units 
S
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